Questa AutoCheck
A fully automatic formal bug hunting app that finds bugs due to common RTL coding errors
Questa AutoCheck helps you to find bugs early in your design. It automatically generates properties to support an ever-growing variety of static and dynamic checks such as dead code analysis, finite state machine deadlock, combinatorial loops, and liveness; covering common design errors and unimagined corner cases.
Questa Formal Solutions
Questa AutoCheck is provided by Siemens Digital Industries. It is part of the Questa Formal Solutions, which gives the "Power of Formal" both to everyone and to experts.
White Paper
This paper seeks to take the mystery out of the use of formal methods for hardware verification. In this discussion, we will first explain formal methods as clearly and concisely as possible. We will then look at the state of the industry and the changes over the last decade or so that have enabled the widespread use of formal methods for hardware verification. With this knowledge in-hand, we will examine and explain the contents of DO-254 Appendix B 3.3.3 “Formal Methods.” Finally, we will bring this information together and provide recommendations for using formal methods on a DO- 254 project.
Questa AutoCheck Benefits
Easy-to-use, push-button bug hunting
- No knowledge of formal or ABV is required!
- Automatic assertion creation eliminates the need to write assertions
- Leverages the common Questa Visualizer debug platform
Finds bugs early in the design cycle
- Users can start verifying as soon as RTL code is written or changed
- No testbench or assertions are necessary!
- Users don’t have to bother writing simple tests
Automatically improves design quality
- Explores sequential design behavior to find corner-case bugs that will be missed by lint
- Finds common functional design issues in registers, FSMs, buses, and memories
Find out more about lorem ipsium
Find out more about Questa AutoCheck
Download the presentation to learn more about RTL debug and other features with Questa AutoCheck
Tools for Simulation and Verification
Questa CDC
Questa CDC de Siemens utilise l'analyse structurelle pour reconnaître les clock domains, les synchroniseurs et...
HDL Designer
HDL Designer offre un environnement de conception HDL complet, garantissant un flux de conception FPGA/ASIC...
Questa Advanced Simulator
Questa Advanced Simulator est un simulateur et une machine de débogage qui réduit le risque...
Questa Verification IP
Questa Verification IP aide les ingénieurs à se concentrer sur les aspects essentiels des conceptions,...
Vérification de la conception FPGA avec Questa Prime
La solution Questa est un assemblage de technologies, de méthodologies et de bibliothèques pour la...
Do you want to receive more information about Questa AutoCheck?
Contact us and we will answer your doubts and curiosities as soon as possible.
Réservez une démo gratuite
Prenez rendez-vous avec l'un de nos experts pour voir le logiciel en action !
Notre technicien vous montrera gratuitement comment le logiciel vous aidera à relever les défis que vos projets posent à votre équipe et à votre entreprise.